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Aspects of indium
phosphide integration
A quick spot check with some delegates
who attended the IPRM conference in May
at Princeton University, suggests that while
there were no earth-shaking developments,
DARPA’s funding in indium phosphide 
R&D is paying off and “attractive high fre-
quency devices and circuit technology are
emerging”.
From Europe, the three year Photonic Interconnect
Layer on CMOS project (PICMOS) is due for com-
pletion next year, increasingly including an interest
in InP and integration.
To an outsider browsing the papers, it is interest-
ing there was apparently no DARPA talk on InP
developments and expectations, formerly then
carried on to the GaAs Mantech circuit. But if
DARPA is currently relegated to grateful footnote
acknowledgements, two distinct trends are
emerging at IPRM.The first is a very real interest
in InP integration: the second a continual search
for low power consumption.
The plenary session papers looked at improved
functionality and performance in photonic ICs;
the evolution of InP as a key semiconductor
technology and a material agnostic approach as
to InP even having a role in III-V photonics inte-
gration, outside telecommunications.
Larry Coldren et al. from UCSB dealt with im-
proved functionality and performance in photonic
ICs. High-performance single-chip transmitters,
receivers, sensors, transceivers, and wavelength
converters that integrate numerous components
have been demonstrated and the paper looked at
results from integrated widely tunable transmitters
using two different integration platforms.
Three established active-passive integration tech-
niques were outlined.
The butt-joint re-growth method offers a high
degree of versatility, because waveguides with
exactly the desired properties can be grown suc-
cessively after removal of the original waveguide.
However, it suffers from imperfect interfaces
between the two guides, resulting in unwanted
scattering loss and reflections.
Selective area growth (SAG) uses a dielectric
mask to pattern the wafer, which inhibits epi-
layer growth during MOCVD.The layers then
grow thicker near the dielectric mask and can be
used to tailor the waveguide properties along its
length. But waveguide properties cannot be shift-
ed very abruptly, the waveguide thickness and
confinement factor also change, and critical con-
trol of growth parameters are needed.
An established and very simple integration plat-
form is based on the use of offset QWs, where
the multi-quantum well (MQW) active region is
grown above a passive bulk waveguide that
extends throughout the PIC.
Passive, tuning, or modulator regions are then
formed, by selectively etching off the MQW
active, prior to the single non-critical regrowth.
But here there is a slight discontinuity at the
interface, the confinement factor is limited 
by offset geometry in the active section, and
only two possible waveguides/bandgaps are
possible.
This platform has enjoyed commercial success
with fairly complex PICs, for example a five-sec-
tion widely tunable SGDBR laser, an SOA, and an
EAM on a single chip.The SGDBR itself contains
two tunable mirrors, a backside detector, an intra-
cavity phase shifter, and a gain region.
New platforms
To improve on well established integration plat-
forms, two new platforms have been developed.
The ‘dual quantum-well’ approach, is just like the
offset QW platform but with the addition of high-
er bandgap QWs in the common “passive”wave-
guide.This is very beneficial for efficient electro-
absorption and phase modulators, due to the 
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possible use of the quantum-confined
Stark effect (QCSE), providing a more
abrupt absorption edge.
With only a moderate increase in the
base structure growth complexity, QW
EAMs can now be realised on the same
chip as widely tunable lasers using the
identical simple processing steps as in
the offset QW method.This offers a
large degree of EAM design freedom as
the MQW design can be tailored with-
out disruption of the laser active region.
This opens new avenues for the use of
specially designed wells for optimum
modulator performance in terms of well
depth, barrier width, and symmetry.
Another method to realize multiple QW
band-edges is through quantum well
intermixing (QWI), which allows for the
strategic, post growth, tuning of the QW
band edge using a relatively simple pro-
cedure.This technique enables the
employment of centered MQW active
regions for maximised modal gain
lasers, and blue shifted QWs by 
various amounts for use in EAMs and
passive waveguides. QWI breaks the
trade-off associated with the simple 
fabrication scheme offered by the 
offset QW method and the design 
flexibilities offered by butt-joint
regrowth and SAG.
QWI makes use of the metastable nature
of the compositional gradient found at
hetero-interfaces.The natural tendency for
materials to inter-diffuse is the basis for
the intermixing process. Because QWI
does not change the average composition,
but only slightly changes the composition-
al profile, there is a negligible index dis-
continuity at the interface between adja-
cent sections.This eliminates parasitic
reflections that degrade performance.
The work involved the implant-enhanced
interdiffusion technique, which relies on
the diffusion of point defects created
during an ion implantation into an InP
implant buffer layer grown above the
MQW active region.This has been shown
to have good spatial resolution, and be
controllable using anneal time, tempera-
ture, and implant dose. Furthermore, it
was shown that numerous QW band
edges can be obtained by sequential
selective removal of the vacancy source
followed by a prescribed RTA.
George Antypas of Crystacomm Inc con-
sidered “the evolution of InP as a key
semiconductor technology,” and conclud-
ed that “the key application that would
propel InP to a position of prominence
in the marketplace is the commercialisa-
tion of optoelectronic ICs. Numerous
ventures have been funded in the late
1990s, but the collapse of the telecom
market has dealt a severe blow to this
effort.There are companies that continue
to advance this challenging technology,
and reports indicate that progress is
being made towards this goal.”
Intense GaAs 
protagonist
Professor John Marsh (seconded to
Intense Ltd from the University of
Glasgow) queried InP as having a role
outside of telecommunications, noting
that many photonic products now make
extensive use of monolithic integration
in III-V semiconductors, and many use
GaAs-based alloys.
“For the last 20 years R&D in monolithic
integration has been focused on InP.
However, many commercial opportunities
are emerging which either require wave-
lengths that can only be accessed by GaAs
devices, or are essentially wavelength
agnostic,”he says.“GaAs devices have fun-
damental properties that give better device
performance than InP when efficient deliv-
ery of energy is the primary goal.”
Marsh did concede that specialised appli-
cations will always require operation at
specific wavelengths and InP alloys have
clear advantages over GaAs in “eye-safe”
uses.“It is, however, largely the proper-
ties of silica fibre that drive the need for
InP based active components.The effects
of the of the economic bubble surround-
ing telecommunications bursting in late
2000 have inhibited R&D in InP-based
systems.” (Certainly, Intense does not
operate in the InP sector.)
“GaAs-based technology has many advan-
tages. Even in applications where the
highest levels of reliability are required,
the advantages of InP based alloys are
being eroded.The economics of specific
non-telecom applications do now favour
monolithic integration and much of 
this activity is making use of GaAs,” he
concluded.
Certainly, 50nm GaAs mHEMTs MMICs for
ultra-low power distributed sensor net-
work applications has worked for the
Ultrafast Systems group at Glasgow
University.
Professor Iain Thaynes’ paper reported on
well-scaled 5nm GaAs mHEMTs with DC
power consumption in the range 1–150
mW/mm demonstrating fT of 30–400
GHz, metrics that enable the realisation of
ultra-low power (<500 mW) radio trans-
ceivers for autonomous distributed sen-
sor network applications and in particular
the Scottish Speckled Computing
Consortium project.
This is “currently developing sensor
nodes which will be 5 × 5 × 5 mm in
dimension and in addition to various
sensors such as pressure, temperature
etc. also includes a rechargeable battery,
wireless communication (radio includ-
ing integrated antenna and optical
strategies are being investigated), on-
board signal processing and a stripped
down microprocessor in the 125 mm3
volume.
“An autonomous sensor node of this vol-
ume requires that the majority is occu-
pied by the battery to maximise node life-
time.As a result, the antenna and radio
transceiver must fit into an area of
5x5mm and have low profile to minimise
the volume occupied.This suggests oper-
ating at high carrier frequencies to min-
imise antenna size, however this results in
additional inter-node free space loss and a
requirement to consume more power in
the radio transceiver to transmit higher
power signals and produce higher gain in
the receiver chain.
Operating at lower frequencies has the
advantage of reduced free space losses
and therefore lower transmit power
requirements, but at the expense of a
larger antenna size. In both cases, an 
ultra-low power transistor technology 
is required to optimally utilise the 
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available battery power for inter-node
communication.”
The ultra-low power performance of an
aggressively scaled 50nm GaAs mHEMT
technology was presented, and shown to
significantly outperform high perform-
ance silicon-based RF CMOS technolo-
gies. Indeed, the technology presented
here is at least comparable with, and in
certain low power bias conditions, out-
performs InSb-based solutions, now
acknowledged as an ultra-low power
device technology.
Simulations of the performance of ultra-
low power radio transceiver circuits
based on the 50nm GaAs mHEMT tech-
nology (Table 1) suggest that sub-500
mW DC power consumption can be
achieved for on-off-keyed half-duplex
inter-node communication, and by work-
ing with carrier frequencies up to 25
GHz, the whole transceiver and integrat-
ed antenna, can be fitted into a 5 × 5 mm
chip area.
Europe loves InP
However, Europe – judging by its papers
– is happy to work with InP.Witness the
research from PRojo-Romeo et al. of the
Laboratoire d’Electronique, Optoelectron-
ique et Microsystemes–LEOM of the
Ecole Centrale de Lyon, Ghent University-
IMEC and CEA-DRT-LETI focused on InP
on silicon electrically driven microdisk
lasers for photonic ICs. Here an electri-
cally driven microlaser based on a thin
InP-based microdisk transferred onto sili-
con is proposed; the first experimental
results, showing a laser threshold current
of 1.5 mA.
The next step “will consist in the reduc-
tion of the series resistance, to decrease
the thermal dissipation and the laser
threshold.”This series resistance, mainly
due to the bottom contact slab and to
the p-type contact tunnel junction, can
be reduced by increasing the n and p
doping levels of the tunnel junction, and
by an accurate control of the bottom
slab thickness which should be as thin as
possible to avoid optical losses, leading
to an increase of the access resistance
value.To overcome this a low index con-
ductive material could replace the InP
bottom contact membrane.The coupling
between an electrically pumped
microdisk laser and a silicon waveguide
was also under study.
Another paper on technologies and
applications of 2D InP based photonic
crystals, from F. Pommereau et al. at the
Alcatel-Thales III-V Lab, gave an overview
of recent advances, and in particular
detailed the fabrication approach devel-
oped at this lab.
A photonic crystal (PhC) fab process
combines e-beam lithography and high-
density plasma etching, and the building
blocks characterisation was given with
an overview of the applications of 2D
PhCs realised on InP substrate to several
optoelectronic devices.
In the 2D PhC technology based on InP
the substrate is getting mature. Integration
of PhCs has been demonstrated on high
optical power and tunable lasers and on
wavelength monitoring devices.Those
functional devices already take the advan-
tage of PhCs: through reduction of the
number of fabrication steps, compactness,
and the possibility to explore new device
concepts. Optoelectronic devices based
on this disruptive technology are expect
to become competitive to conventional
counter-parts in future.
G. Jacob and a team from InPACT, France
reviewed the correlation between the
InP bare substrate specifications and the
quality of the epi-layer (morphology, pho-
toluminescence, electrical properties)
and determined a list of critical specifica-
tions in order to get good epi growth.
“InP bare wafers are used for a large
choice of epitaxial layers growth, includ-
ing ternary and quaternary compounds
based on Ga,As, In,Al, P atoms. Usually,
many layers are grown on the same sub-
strate, and the correlation between the
epilayer quality and the bare substrate is
not easy to establish.”
“Furthermore, two kinds of growth are
used (MOCVD and MBE) and in each
case, three to four commercial reactors
are available with different tuning of
growth conditions. In all cases, the wafer
should give a good epitaxy (good mor-
phology after growth, right electrical
properties and no conduction at the
interface).”
“Case by case, we have to establish a list
of specifications for the bare substrates,
not necessarily matching SEMI standards.”
Four kinds of specification were set:
• Straightforward specifications such as
diameter and thickness.
• Critical and well known specifications
such as electrical properties (semi-
insulating or conductive) or geometri-
cal properties (LFPD for instance if a
stepper is used as a lithography tool,
accuracy of orientation flat compared
to (110) cleavage plane).
• Not clearly established specifications
like EPD or orientation of the wafer.
They are usually specified, but for
several devices, one does not know
correlation between specified value
and performance of device.
• Unwritten specifications (but the
most important), summarized by “the
wafer should give a good epitaxy:
good morphology and electrical
properties of epilayer and no conduc-
tion at the interface.”
Next year the IPRM will meet at Matsue,
Japan from 14–18 May. It takes little skill
to predict that integration and energy
will be as high on that agenda.
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Table 1. Outputs of ultra-low power MMIC design study.
MMIC Frequency Specification DC Power Size
(GHz) (µW) (mm × mm)
LNA 2.45 Gain >7 dB 300 1.25 × 1.2
24.1 Match <–6 dB 1.0 × 2.5
Oscillator 2.45 Pout –10 dBm 300 2.3 × 1.2
24.1 2.0 ×1.5
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